As signal speeds grow and feature sizes shrink in digital VLSI circuits, there is an increasing need to correctly model the interconnects between transistors. Since the size of the resulting RLC-interconnect network can be huge, modelreduction algorithms have been developed for replacing the RLC networks with reduced-order frequency-domain models. In this paper, we present an efficient method for interfacing these frequency-domain representations with the time-domain simulation of the original nonlinear circuit.
INTRODUCTION
A typical integrated-circuit model consists of nonlinear transistors and large, linear RLC-circuit blocks describing the interconnects. A number of algorithms have been proposed to reduce the order of these linear blocks. In this paper, we use the Passive Reduced-order Interconnect Macromodeling Algorithm (PRIMA) [ 11 to obtain reduced-order macromodels for the interconnects.
There are several methods of linking these frequencydomain models into the transient analysis of the nonlinear circuit. In order to be general enough, the methods should be able to handle a varying time step, and an estimate for the Local Truncation Error (LTE) should be available. The latter is needed in the automatic control of the step size [23. Furthermore, since the goal of order reduction is to speed up the simulation, the methods should not create additional nodes; each node increases the time needed for the repeated LU factorization of the system matrix.
Section 2 provides some background, while Sections 3 and 4 briefly review two published reduced-order interconnect macromodels. In Section 5 , we propose a new method that meets the requirements stated above. To compare the three methods, we have implemented them into the in-house development version of APLAC circuit simulator [3] . Simulation examples that demonstrate the advantages of the new method and conclusions are given in Sections 6 and 7.
STATE-VARIABLE FORMULATION
In PRIMA, the RLC circuit to be reduced is treated as an N-port. Thus, all the reduced-order Y-parameters have the same set of poles. PRIMA also preserves passivity, which is necessary to guarantee the overall stability of the system. The reduced-order admittances of the N-port can be written as [ll: where p , and k i j , are the mth pole and the corresponding residue of c j ( s ) , respectively, and kijm is the direct coupling between ports a and j. The order of reduction is q. If some of the poles in Eq. (1) are complex, they appear in complex-conjugate pairs, a , f jb,, and their corresponding residues are also complex conjugates: c i j , Z!C jdij,.
The port current produced by one (generic) pole-residue pais can be written as: 
DIFFERENTIAL-EQUATION MACROMODEL
The state-space model of Eq. (3) can be realized with a simple equivalent circuit containing only capacitors, resistors, and time-independent Voltage-Controlled Current Sources (VCCS's) [5] . Fig. l(a) presents an example of a DifferentialEquation Macromodel (DEM) with N = q = 1.
Since all the components in the equivalent circuit are time-invariant, DEM can be easily realized as a user-defined netlist-level macromodel. The only dynamic components are the capacitors, so the LTE will be calculated, automatically, by the circuit simulator. The drawback of this method is that it creates N q additional nodes that can slow down the simulation considerably. 
RECURSIVE CONVOLUTION
Recursive Convolution (RC) is a method that updates the state variables numerically in the time domain. The equivalent circuit of this method consists of VCCS's and independent current sources at the port nodes, so no additional nodes are created. For a varying time step, RC cannot be realized on the netlist level.
If the solution at the previous time point tk is known, the exact solution of Eq. ( 3 ) at time tk+l can be written as:
is assumed piecewise linear. Then the integral in Eq. (4) can be evaluated and a state-updating equation is obtained. However, if nonlinear drivers and loads are used, the voltage waveforms will, obviously, not be piece-wise linear. If the time step is small enough, RC will give a good approximation of the true waveform, but nevertheless, an error is produced. The major drawback of RC is the lack of an estimate for the LTE.
TIME-DOMAIN DEM
Here, we will derive the state-updating equations for a new method, which has an equivalent circuit similar to that of RC, but with much simpler equations. We call the new method Time-Domain DEM (TDDEM).
The general form of a numerical integration algorithm for solving initial-value problems can be written as [2] where the notation X(tk+l) = x k + l , X(tk) = x k , X(tk-1) = x k -l , . . . has been adopted. The three methods generally used in circuit' simulation, Backward Euler (BE), Trapezoidal rule (TR), and Gear-Shichman (GE) [6] for the real pole and have been used in Eqs. (7) and (8). Inserting the coefficients from Table 1 yields the final state-updating equations for each integration method. Eqs. (7) and (8) can also be derived from the equivalent circuit produced by DEM. First, the capacitors are replaced with their companion models, which is equivalent to the way how the circuit simulator treats the capacitors in the transient analysis. Next, the port currents are solved as a function of the present and old port voltages, and the resulting independent and controlled current sources are placed at the port nodes. The process of replacing linear circuit blocks with their Norton equivalents can be thought of as an application of hierarchical analysis.
Consider, as an example, the DEM for a one real pole one-port shown in Fig. 1 (a) . When the capacitor is replaced with its BE integration method companion model, a resistor and a current source is inserted into the circuit, as shown in Fig. 1 (b) . Solving for the port current yields
SIMULATION RESULTS

RL series connection
Consider the simple circuit of Fig. 2 which is Eq. (7) for BE. The final equivalent circuit for TD-DEM is shown in Fig. 1 (c) . In usual transient analysis, the LTE is calculated for the charge of each voltage-controlled charge source (dynamic VCCS). In the case of DEM, all the dynamic VCCS's are 1 F linear capacitors. Since q = Cu, the charge is numerically equivalent to the voltage of the capacitor, which, in turn, is numerically equivalent to the state variable z. Therefore, the LTE can be calculated for the state variables using the well-known formulas routinely used in transient analysis. LTE formulas for different integration methods can be found, e.g., in [2] , [6] .
We simulated the current with RC and TDDEM with w == 27r e lo9 using a fixed time step of 20ps. By default, APLAC uses the TR integration method, except in the first two time points, where BE is used. The exact solution i , , and the error lie, - for both methods are shown in Fig. 3 . It can be seen that, at first, the error is large with TD-DEM because BE is used in the first two time points. However, after 0.3 ns the error is in fact a little smaller with TD-DEM, although RC claims to be the most accurate method. and TDDEM (-).
Circuit with seven transmission lines
We simulated a large interconnect circuit containing seven transmission lines and three inverters as nonlinear driver and loads [7] . After replacing the transmission lines with fifty RLC-sections, we reduced the linear interconnect block containing 728 nodes with PRIMA. The resulting reducedorder model was a three-port with 30 poles.
We simulated the circuit with DEM, RC, and TDDEM. The simulation results were compared to the transient simulation of the original circuit. The excitation was a voltage pulse with 1 ns rise and fall times and the simulation time step was allowed to change between 4ps-2Ops. The input and output voltages are shown in Fig. 4 . The voltage curves of the three methods are identical in the scale of the plot, so only one of them is shown in the figure. It can be seen that the waveforms obtained with the reduced-order models agree very well with the simulation of the original circuit. Therefore, we can conclude that the 30-pole model is sufficient to describe the interconnect circuit in this example. output voltages.
The total number of nodes and VCCS's, as well as the CPU time and memory consumption of the simulations, are presented in Table 2 . TDDEM, which is numerically equivalent to DEM, and RC have much shorter simulation CPU times than DEM. The reason is that instead of a 99 x 99-matrix, only a 9 x 9-matrix has to be LU-factorized. RC is a little slower than TDDEM because of the complexity of the state-updating equations. Note that the simulator takes longer time steps in the simulation with RC, as shown in Fig. 5 , because of the lack of LTE criterion. Had we not restricted the maximum time step to 20 ps, large errors might have occurred. 
CONCLUSIONS
An efficient method, TDDEM, for simulating reduced-order interconnect macromodels in the time domain was presented.
The state-updating equations were derived for the commonly used numerical integration schemes. The method proposed can be used with a varying time step, and an estimate for the local truncation error can be easily calculated. The efficiency and accuracy of the method were verified with simulation examples.
